

Application Notes

Hitachi Single-Chip Microcomputer

Technical Questions and Answers

H8/500 CPU

How to Use Microcomputer Technical Questions and Answers

Technical Questions and Answers has been created by arranging technical questions actually asked by users of Hitachi microcomputers in a question-and-answer format. It should be read for technical reference in conjunction with the User's Manual.

Technical Questions and Answers can be read before beginning a microcomputer application design project to gain a more thorough understanding of the microcomputer, or during the design process to check up on difficult points.

Contents

	Q&A No.	Page
Registers		
(1) Register contents after power-up reset	QA8500 - 001B	1
(2) Page registers in single-chip mode and expanded minimum modes	QA8500 - 002B	2
(3) DP contents in unconditional jump within page	QA8500 - 036A	3
Interrupts		
(1) Interrupt sampling and acceptance	QA8500 - 004B	4
(2) Holding of disabled external interrupts	QA8500 - 006B	5
(3) Disabling of invalid instruction exceptions	QA8500 - 008A	6
(4) Interrupt contention while waiting for instruction execution to end	QA8500 - 028A	7
(5) Time of clearing of IRQ_n interrupt request signal	QA8500 - 030A	9
(6) Requirements for enabling interrupts	QA8500 - 031A	11
(7) Maximum wait after BREQ	QA8500 - 032A	12
(8) Clearing of interrupt request enable bits and pending interrupts	QA8500 - 034A	13
(9) Acceptance of NMI during NMI handling	QA8500 - 035A	14
Reset		
(1) NMI sampling and acceptance immediately after a reset	QA8500 - 009B	15
(2) Stack pointer initialization immediately after a reset	QA8500 - 010B	17
(3) Pin states at power-up reset	QA8500 - 037A	18
Power-down state		
(1) Hardware standby mode entry timing	QA8500 - 011B	19
(2) Instruction execution at changeover to hardware standby mode	QA8500 - 013B	20
(3) Mode pins in hardware standby mode	QA8500 - 014B	21
(4) Recovery from hardware standby mode	QA8500 - 016B	22
(5) Notes on entering sleep mode	QA8500 - 019B	23
(6) Interrupts during fetching and execution of SLEEP instruction	QA8500 - 020B	24
(7) Sampling and acceptance of interrupts during sleep mode	QA8500 - 021B	25
(8) Execution time for entering software standby mode	QA8500 - 027A	26
Instructions		
(1) BRN instruction	QA8500 - 023B	27
Software		
(1) Reserved addresses in interrupt vector area	QA8500 - 033A	28
Miscellaneous		
(1) Access to on-chip registers while bus is released	QA8500 - 029A	29

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 001B
Topic	Register contents after power-up reset		
Question	<p>1. What are the CPU register contents after a power-up reset?</p>		Classification—H8/500
			<input type="radio"/> Registers
			Read timing
			Write timing
			Interrupts
			Reset
			External expansion
			Power-down state
			Instructions
			Software
			Development tools
			Miscellaneous
Answer			<p>1. In minimum mode, the program counter is loaded from the vector table. The interrupt mask bits (I_2, I_1, I_0) in the status register (SR) are set to 1, and the trace bit (T) is cleared to 0. Registers R0 to R7, the base register (BR), and the other SR bits have undetermined values.</p> <p>In maximum mode the code page register (CP) is loaded from the vector table. Other page registers have undetermined values. Registers other than the page registers are the same as in minimum mode.</p>
	Manual Title:		
			Other Technical Documentation
			Document Name:
			Related Microcomputer Technical Q&A
			Title:
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 002B
Topic	Page registers in single-chip mode and expanded minimum modes		
Question	<p>1. Can the DP, EP, and TP page registers be used as data registers in the single-chip mode and expanded minimum modes?</p>		Classification—H8/500
			<input type="radio"/> Registers
			Read timing
			Write timing
			Interrupts
			Reset
			External expansion
			Power-down state
			Instructions
			Software
			Development tools
			Miscellaneous
Answer			<p>1. Yes, but since the page registers are control registers, they can only be accessed by system control instructions (LDC, STC).</p>
	Manual Title: <input style="width: 100%;" type="text"/>		
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
			Title: <input style="width: 100%;" type="text"/>
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 036A
Topic	DP contents in unconditional jump within page		
Question	<p>1. If the JMP @R0 unconditional in-page jump instruction is executed in expanded maximum mode, are the data page (DP) register contents used in calculating the effective address?</p>		Classification—H8/500
			<input type="radio"/> Registers
			Read timing
			Write timing
			Interrupts
			Reset
			External expansion
			Power-down state
			Instructions
			Software
			Development tools
			Miscellaneous
Answer	<p>1. The DP contents are not used in calculating the effective address of an unconditional jump within the same page.</p> <p>If the JMP @R0 instruction is executed to jump within the same page, the R0 contents are loaded into the program counter (PC), but the code page (CP) register value does not change. The DP contents are therefore ignored.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
			Title: <input style="width: 100%;" type="text"/>
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 004B
Topic	Interrupt sampling and acceptance		
Question	<p>1. When are external interrupts (NMI, IRQ_n) sampled?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="radio"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer	<p>1. Level-sensitive interrupts (IRQ₀) are sampled on the rising edge of the system clock. Edge-sensitive interrupts (external interrupts other than IRQ₀) are sampled on the falling edge of the system clock.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
	Title: <input style="width: 100%;" type="text"/>		
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 006B
Topic	Holding of disabled external interrupts		
Question	<p>1. In the following two cases, are external interrupts (IRQ_n) held pending?</p> <p>(1) IRQ_n enable bit is cleared to 0 in on-chip register field</p> <p>(2) IRQ_n interrupt priority level \leq interrupt mask level set in status register (SR)</p>	Classification—H8/500	
		<input type="checkbox"/>	Registers
		<input type="checkbox"/>	Read timing
		<input type="checkbox"/>	Write timing
		<input type="radio"/>	Interrupts
		<input type="checkbox"/>	Reset
		<input type="checkbox"/>	External expansion
		<input type="checkbox"/>	Power-down state
		<input type="checkbox"/>	
		<input type="checkbox"/>	Instructions
		<input type="checkbox"/>	Software
		<input type="checkbox"/>	Development tools
		<input type="checkbox"/>	
		<input type="checkbox"/>	Miscellaneous
		Answer	<p>1. (1) In this state, the interrupt request signal is not sampled and the interrupt is not held pending. Interrupt requests made in this state will be ignored even if the IRQ_n enable bit is later set to 1.</p> <p>(2) An interrupt that is requested in this state is held pending in the CPU's interrupt controller. If the interrupt request mask level is later reduced to a value lower than the external (IRQ_n) interrupt priority level, the interrupt will be accepted.</p> <p>IRQ_0 is level-sensitive, however, so it is not held pending.</p>
Manual Title: <input style="width: 100%;" type="text"/>			
Other Technical Documentation			
Additional Information	<p>The interrupt request mask level is set in bits I_2 to I_0 in the status register (SR).</p>		
		Related Microcomputer Technical Q&A	
		Title: <input style="width: 100%;" type="text"/>	

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 008A	
Topic	Disabling of invalid instruction exceptions			
Question	<p>1. Can exception handling of invalid instructions be disabled? How does the exception handling routine terminate?</p>		Classification—H8/500	
			<input type="checkbox"/>	Registers
			<input type="checkbox"/>	Read timing
			<input type="checkbox"/>	Write timing
			<input type="radio"/>	Interrupts
			<input type="checkbox"/>	Reset
			<input type="checkbox"/>	External expansion
			<input type="checkbox"/>	Power-down state
			<input type="checkbox"/>	
			<input type="checkbox"/>	Instructions
			<input type="checkbox"/>	Software
			<input type="checkbox"/>	Development tools
			<input type="checkbox"/>	
			<input type="checkbox"/>	Miscellaneous
Answer	<p>1. No, it cannot be disabled.</p> <p>The invalid instruction exception handler cannot be terminated by returning with an RTE instruction. Use some other software technique, such as jumping to the reset routine.</p>		Related Manuals	
			Manual Title: <input style="width: 100%;" type="text"/>	
			Other Technical Documentation	
			Document Name: <input style="width: 100%;" type="text"/>	
	Related Microcomputer Technical Q&A		Title: <input style="width: 100%;" type="text"/>	
Additional Information				

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 028A – 1
Topic	Interrupt contention while waiting for instruction execution to end		
Question	<p>1. Suppose an interrupt occurs during execution of an instruction, then during the waiting state before the instruction ends another, higher-priority interrupt occurs. Which interrupt does the CPU accept?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="radio"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer	<p>1. The CPU accepts the interrupt with the highest priority level four states before the time of acceptance. (See the next page.) The interrupt mask level in bits I_2 to I_0 is not changed until the status register (SR) has been saved onto the stack.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
	Related Microcomputer Technical Q&A		
	Title: <input style="width: 100%;" type="text"/>		
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 028A – 2
Topic	Interrupt contention while waiting for instruction execution to end		
Answer	<p>The diagram illustrates the timing of an interrupt contention event. It shows several signals over time:</p> <ul style="list-style-type: none"> Internal address bus: Shows a sequence of instructions: SP-2, SP-4, and SR. A dashed vertical line marks the start of the contention period. Internal data bus (16 bits): Shows PC and SR registers. A dashed vertical line marks the start of the contention period. Interrupt source 1 (priority level = 6): Shows a pulse starting at point (A). Interrupt source 2 (priority level = 7): Shows a pulse starting at point (B), which occurs while source 1 is still active. Interrupt source 1: Shows a pulse starting at point (C), which occurs after source 2 has ended. Stack: Shows the stack level before the interrupt, the priority level of the accepted interrupt (level 7), and the interrupt vector. Timing markers: Point (A) is marked with a dashed circle. Point (B) is marked with a dashed circle. Point (C) is marked with a dashed circle. A horizontal double-headed arrow labeled 4ϕ spans from (B) to (C). A horizontal double-headed arrow labeled (D) spans from the start of the contention to the start of the interrupt vector. <p>Annotations and labels:</p> <ul style="list-style-type: none"> (A) Interrupt source 1 is input but not accepted because of instruction execution. (B) Interrupt sources 1 and 2 contend. Interrupt source 2 is selected. (C) The instruction being executed ends. The CPU accepts interrupt source 2. (D) The 1 bits in the status register are changed to level 7. <p>Other labels in the diagram include: \emptyset, Internal address bus, Internal data bus (16 bits), Interrupt source 1 (priority level = 6), Interrupt source 2 (priority level = 7), I bits in SR, Level before interrupt, Priority level of accepted interrupt, Stack, Interrupt vector, Internal priority decision and cycle, end of instruction, and Interrupt accepted.</p>		


Note: Conditions: minimum mode with the program and stack areas both in on-chip memory and interrupt handler starting at an even address.

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 030A – 1
Topic	Time of clearing of IRQ _n interrupt request signal		
Question	<p>1. There are no interrupt request flags for edge-sensitive external interrupts (IRQ_n). When are these requests cleared?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="radio"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer	<p>1. The interrupt request is cleared during the internal cycle in which the interrupt is accepted, as indicated by the arrow in the diagram on the next page. If the same interrupt request signal (IRQ_n) occurs after this time, it will be latched again.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
	Title: <input style="width: 100%;" type="text"/>		
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 030A - 2
Topic	Timing of clearing of $\overline{\text{IRQ}}_n$ interrupt request signal		
Answer			



(1) Instruction prefetch address

(2) Instruction code

Taken from the User's Manual


Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 031A	
Topic	Requirements for enabling interrupts			
Question	<p>1. Why do we fail to get an interrupt even though the interrupt request enable bit ($\overline{IRQ_nE}$) is set to 1 and the interrupt request signal ($\overline{IRQ_n}$) is asserted?</p>	Classification—H8/500		
		<input type="checkbox"/> Registers		
		<input type="checkbox"/> Read timing		
		<input type="checkbox"/> Write timing		
		<input type="radio"/> Interrupts		
		<input type="checkbox"/> Reset		
		<input type="checkbox"/> External expansion		
		<input type="checkbox"/> Power-down state		
		<input type="checkbox"/>		
		<input type="checkbox"/>		
		<input type="checkbox"/> Instructions		
		<input type="checkbox"/> Software		
		<input type="checkbox"/> Development tools		
		<input type="checkbox"/>		
		<input type="checkbox"/>		
	<input type="checkbox"/> Miscellaneous			
Answer	<p>1. To enable interrupts to be accepted, software must:</p> <ol style="list-style-type: none"> (1) Set the interrupt enable bits for the desired interrupt sources to 1. (2) Set values in the interrupt priority registers (IPRs). (3) Set the desired interrupt request mask level in bits I_2 to I_0 in the status register (SR). <p>Check the above points.</p>	Related Manuals		
		Manual Title: <input style="width: 100%;" type="text"/>		
			Other Technical Documentation	
		Document Name: <input style="width: 100%;" type="text"/>		
			Related Microcomputer Technical Q&A	
		Title: <input style="width: 100%;" type="text"/>		
Additional Information	<p>A reset initializes all IPR values to 0 and sets bits I_2 to I_0 all to 1, masking all interrupts except NMI.</p>			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 032A
Topic	Maximum wait after $\overline{\text{BREQ}}$		
Question	<p>1. What is the maximum waiting time from input of an external bus request signal ($\overline{\text{BREQ}}$) until the CPU replies ($\overline{\text{BACK}}$)?</p>	Classification—H8/500	
		<input type="checkbox"/> Registers <input type="checkbox"/> Read timing <input type="checkbox"/> Write timing <input type="radio"/> Interrupts <input type="checkbox"/> Reset <input type="checkbox"/> External expansion <input type="checkbox"/> Power-down state <input type="checkbox"/> Instructions <input type="checkbox"/> Software <input type="checkbox"/> Development tools <input type="checkbox"/> Miscellaneous	
Answer	<p>1. The maximum waiting time is 10 to 17 states. This occurs if the CPU started executing the MOVFPE or MOVTPE instruction (which transfers data in synchronization with the E clock) just before $\overline{\text{BREQ}}$ was asserted. Because MOVTPE and MOVFPE execute in synchronization with the E clock, the number of states varies depending on the timing of the start of execution.</p>	Related Manuals	
		Manual Title: <input style="width: 100%;" type="text"/>	
		Other Technical Documentation	
		Document Name: <input style="width: 100%;" type="text"/>	
		Related Microcomputer Technical Q&A	
		Title: <input style="width: 100%;" type="text"/>	
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 034A
Topic	Clearing of interrupt request enable bits and pending interrupts		
Question	<p>1. While an IRQ_n interrupt is being held pending because its priority is equal to or less than the interrupt request mask level in the status register (SR), does clearing the IRQ_n enable bit (IRQ_nE) also clear the IRQ_n interrupt request?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="radio"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
	<input type="checkbox"/> Development tools		
	<input type="checkbox"/> Miscellaneous		
Answer	<p>1. When an IRQ_n interrupt request is held pending because of the interrupt request mask level (I_2 to I_0), the request remains pending even if IRQ_nE is cleared to 0.</p> <p>The IRQ_n interrupt will be accepted later when the interrupt request mask level is reduced to a value less than the IRQ_n priority level.</p> 		Related Manuals
			Manual Title:
			Other Technical Documentation
			Document Name:
	<p>Related Microcomputer Technical Q&A</p> <p>Title:</p>		
Additional Information	<p>IRQ_0 is level-sensitive, so it is not held pending, regardless of whether IRQ_0E is set or cleared.</p>		

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 035A	
Topic	Acceptance of NMI during NMI handling			
Question	<p>1. NMI has the highest priority and is always accepted. During the NMI interrupt handling routine, if another NMI interrupt occurs will it also be accepted?</p>		Classification—H8/500	
			<input type="checkbox"/>	Registers
			<input type="checkbox"/>	Read timing
			<input type="checkbox"/>	Write timing
			<input type="radio"/>	Interrupts
			<input type="checkbox"/>	Reset
			<input type="checkbox"/>	External expansion
			<input type="checkbox"/>	Power-down state
			<input type="checkbox"/>	
			<input type="checkbox"/>	Instructions
			<input type="checkbox"/>	Software
			<input type="checkbox"/>	Development tools
			<input type="checkbox"/>	
			<input type="checkbox"/>	Miscellaneous
Answer	<p>1. If another NMI request is made during the NMI interrupt handling routine, the second request will also be accepted.</p>		Related Manuals	
			Manual Title: <input style="width: 100%;" type="text"/>	
			Other Technical Documentation	
			Document Name: <input style="width: 100%;" type="text"/>	
	Related Microcomputer Technical Q&A		Title: <input style="width: 100%;" type="text"/>	
Additional Information				

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 009B – 1
Topic	NMI sampling and acceptance immediately after a reset		
Question	<p>1. When is the $\overline{\text{NMI}}$ signal first sampled after a reset?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="checkbox"/> Interrupts
			<input type="radio"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/>
	<input type="checkbox"/> Miscellaneous		
Answer	<p>1. Sampling of the $\overline{\text{NMI}}$ signal starts from the first falling edge of the system clock at which the reset signal is high. The NMI interrupt becomes acceptable when the first instruction has been executed after the chip comes out of reset.</p> <p>(See next page)</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
			Title: <input style="width: 100%;" type="text"/>
Additional Information			
The reset and NMI signals are both sampled on the falling edge of the system clock.			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 009B - 2
Topic	NMI sampling and acceptance immediately after a reset		
Question	[Example]		
<p>The diagram illustrates the timing relationship between the NMI signal (ø) and the reset signal (RES). The NMI signal consists of a series of pulses. The reset signal (RES) is active low, indicated by a bar over the label. The duration of the reset pulse is labeled t_{resw}. The time interval between consecutive NMI pulses is labeled t_{ress}. The diagram shows that if an NMI pulse occurs while the reset signal is active, it is not sampled. If an NMI pulse occurs after the reset signal has returned to high, it is sampled. A label "High reset signal sampled" points to the first NMI pulse after the reset pulse ends.</p>			



Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 010B
Topic	Stack pointer initialization immediately after a reset		
Question	<p>1. Why is it necessary to initialize the stack pointer immediately after a reset?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="checkbox"/> Interrupts
			<input type="radio"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer			<p>1. If the $\overline{\text{NMI}}$ request signal is active when the chip comes out of reset, the NMI interrupt will be accepted as soon as the first instruction has been executed. To prevent program crashes, you should therefore initialize the stack pointer immediately after the reset.</p>
	Manual Title: <input style="width: 100%;" type="text"/>		
	Other Technical Documentation		
	Document Name: <input style="width: 100%;" type="text"/>		
	Related Microcomputer Technical Q&A		
	Title: <input style="width: 100%;" type="text"/>		
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 037A
Topic	Pin states at power-up reset		
Question	<p>1. What needs to be noted about pin states at a power-up reset?</p>		Classification—H8/500
			Registers
			Read timing
			Write timing
			Interrupts
			<input type="radio"/> Reset
			External expansion
			Power-down state
			Instructions
			Software
			Development tools
			Miscellaneous
Answer	<p>1. At a power-up reset, the mode pins (MD_2 to MD_0) must be tied to the desired mode setting and the \overline{STBY} pin must be held high. Output from the ϕ and E pins is unpredictable until the clock oscillator settles into steady oscillation.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
	Related Microcomputer Technical Q&A		
	Title: <input style="width: 100%;" type="text"/>		
Additional Information	<p>When using a microcontroller that multiplexes the ϕ and E pins with general-purpose input ports, connect a resistor with a resistance of several kilohms in series with these pins.</p>		

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 011B
Topic	Hardware standby mode entry timing		
Question	<p>1. Are there any restrictions on times t_1 and t_2 in the diagram below for entering hardware standby mode?</p> 		Classification—H8/500
			<input type="checkbox"/> Registers <input type="checkbox"/> Read timing <input type="checkbox"/> Write timing <input type="checkbox"/> Interrupts <input type="checkbox"/> Reset <input type="checkbox"/> External expansion <input type="checkbox"/> Power-down state <input type="checkbox"/> Instructions <input type="checkbox"/> Software <input type="checkbox"/> Development tools <input type="checkbox"/> Miscellaneous
Answer	<p>1. The following restrictions apply.</p> <p>(1) To hold RAM contents, t_1 must be at least 10 system clock cycles. The minimum value of t_2 is 0 ns.</p> <p>(2) When it is not necessary to hold RAM contents, there is no restriction on t_1 and t_2.</p> 		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
		Other Technical Documentation	
		Document Name: <input style="width: 100%;" type="text"/>	
		Related Microcomputer Technical Q&A	
		Title: <input style="width: 100%;" type="text"/>	
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 013B
Topic	Instruction execution at changeover to hardware standby mode		
Question	<p>1. When a low <u>STBY</u> input drives the chip into hardware standby mode, what happens to the instruction currently being executed?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="checkbox"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="radio"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer	<p>1. The instruction being executed is aborted, without being completed. Normal execution of the instruction is not assured.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
			Title: <input style="width: 100%;" type="text"/>
Additional Information <input style="width: 100%;" type="text"/>			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 014B
Topic	Mode pins in hardware standby mode		
Question	<p>1. What happens if the states of the mode lines (MD₂ to MD₀) are changed during hardware standby mode?</p>	Classification—H8/500	
		<input type="checkbox"/>	Registers
		<input type="checkbox"/>	Read timing
		<input type="checkbox"/>	Write timing
		<input type="checkbox"/>	Interrupts
		<input type="checkbox"/>	Reset
		<input type="checkbox"/>	External expansion
		<input type="checkbox"/>	Power-down state
		<input type="checkbox"/>	
		<input type="checkbox"/>	Instructions
		<input type="checkbox"/>	Software
		<input type="checkbox"/>	Development tools
		<input type="checkbox"/>	
		<input type="checkbox"/>	
		<input type="checkbox"/>	Miscellaneous
Answer	<p>1. Hardware standby mode will not operate correctly. Do not change the state of the mode lines during hardware standby mode.</p>	Related Manuals	
		Manual Title: <input style="width: 100%;" type="text"/>	
		Other Technical Documentation	
		Document Name: <input style="width: 100%;" type="text"/>	
Additional Information	<p> </p>	Related Microcomputer Technical Q&A	
		Title: <input style="width: 100%;" type="text"/>	

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 016B
Topic	Recovery from hardware standby mode		
Question	<p>1. The chip must be recovered from hardware standby mode by holding \overline{RES} low, then driving \overline{STBY} high. How long before \overline{STBY} goes high does \overline{RES} have to go low?</p>		Classification—H8/500
			Registers
			Read timing
			Write timing
			Interrupts
			Reset
			External expansion
			<input type="radio"/> Power-down state
			Instructions
			Software
	Development tools		
			Miscellaneous
Answer	<p>1. To recover from hardware standby mode, drive \overline{RES} low at least 100 ns before driving \overline{STBY} high.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
	<p>The diagram shows two signals: \overline{STBY} and \overline{RES}. \overline{STBY} is initially low and then transitions to high. \overline{RES} is initially high, then transitions to low. A shaded rectangular region under the \overline{RES} signal indicates a 100 ns hold time before the \overline{STBY} signal transitions. A period t_{osc} is marked after the \overline{RES} signal transitions to low.</p>		Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
	<p style="text-align: center;">Related Microcomputer Technical Q&A</p>		
			Title: <input style="width: 100%;" type="text"/>
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 019B				
Topic	Notes on entering sleep mode						
Question	<p>1. Are there any points to note about entering sleep mode?</p>		Classification—H8/500				
			<input type="checkbox"/> Registers				
			<input type="checkbox"/> Read timing				
			<input type="checkbox"/> Write timing				
			<input type="checkbox"/> Interrupts				
			<input type="checkbox"/> Reset				
			<input type="checkbox"/> External expansion				
			<input type="checkbox"/> Power-down state				
			<input type="checkbox"/>				
			<input type="checkbox"/> Instructions				
			<input type="checkbox"/> Software				
			<input type="checkbox"/> Development tools				
			<input type="checkbox"/>				
			<input type="checkbox"/> Miscellaneous				
Answer			<p>1. The points listed below should be noted, depending on the method used to recover from sleep mode.</p> <p style="text-align: center;">Recovery Method</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: left;">NMI Interrupt</th> <th style="width: 50%; text-align: left;">IRQ_n Interrupt</th> </tr> </thead> <tbody> <tr> <td>Clear all interrupt enable bits to 0, or set bits I₂ to I₀ in SR all to 1.</td> <td>Set bits I₂ to I₀ in SR to a level lower than the priority level of the interrupt used for recovery, clear interrupt enable bits to 0 except for interrupts used for recovery, and make sure NMI is not requested.</td> </tr> </tbody> </table>		NMI Interrupt	IRQ _n Interrupt	Clear all interrupt enable bits to 0, or set bits I ₂ to I ₀ in SR all to 1.
NMI Interrupt	IRQ _n Interrupt						
Clear all interrupt enable bits to 0, or set bits I ₂ to I ₀ in SR all to 1.	Set bits I ₂ to I ₀ in SR to a level lower than the priority level of the interrupt used for recovery, clear interrupt enable bits to 0 except for interrupts used for recovery, and make sure NMI is not requested.						
	Manual Title:						
	Other Technical Documentation		Document Name:				
	Related Microcomputer Technical Q&A		Title:				
Additional Information							

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 020B
Topic	Interrupts during fetching and execution of SLEEP instruction		
Question	<p>1. What happens if an interrupt is accepted while the SLEEP instruction is being executed?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="checkbox"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="radio"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer	<p>1. Sleep mode is released to handle the interrupt. At the end of interrupt handling, the next instruction after the SLEEP instruction is executed.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
			Title: <input style="width: 100%;" type="text"/>
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 021B
Topic	Sampling and acceptance of interrupts during sleep mode		
Question	<p>1. When are external interrupts sampled during sleep mode?</p> <p>2. If an interrupt is sampled, how many system clock cycles later does the chip wake up?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="checkbox"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
	<input type="checkbox"/>		
	<input type="checkbox"/> Miscellaneous		
Answer	<p>1. Level-sensitive interrupts (IRQ₀) are sampled on the rising edge of the system clock and edge-sensitive interrupts (external interrupts other than IRQ₀) are sampled on the falling edge of the system clock, just as in active mode.</p> <p>2. The chip exits sleep mode six system clock cycles after the interrupt is sampled.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
			Related Microcomputer Technical Q&A
			Title: <input style="width: 100%;" type="text"/>
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 027A
Topic	Execution time for entering software standby mode		
Question	<p>1. How many states does it take to enter software standby mode by executing the SLEEP instruction?</p>		Classification—H8/500
			<input type="checkbox"/> Registers
			<input type="checkbox"/> Read timing
			<input type="checkbox"/> Write timing
			<input type="checkbox"/> Interrupts
			<input type="checkbox"/> Reset
			<input type="checkbox"/> External expansion
			<input type="checkbox"/> Power-down state
			<input type="checkbox"/>
			<input type="checkbox"/> Instructions
			<input type="checkbox"/> Software
			<input type="checkbox"/> Development tools
			<input type="checkbox"/>
			<input type="checkbox"/> Miscellaneous
Answer	<p>1. Two states.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			<input type="checkbox"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
	<input type="checkbox"/>		
	Related Microcomputer Technical Q&A		
	Title: <input style="width: 100%;" type="text"/>		
	<input type="checkbox"/>		
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 023B															
Topic	BRN instruction																	
Question	<p>1. What sort of instruction is BRN (or BF)?</p>		Classification—H8/500															
			<input type="checkbox"/> Registers															
			<input type="checkbox"/> Read timing															
			<input type="checkbox"/> Write timing															
			<input type="checkbox"/> Interrupts															
			<input type="checkbox"/> Reset															
			<input type="checkbox"/> External expansion															
			<input type="checkbox"/> Power-down state															
			<input type="checkbox"/>															
			<input type="checkbox"/>															
			<input type="radio"/> Instructions															
			<input type="checkbox"/> Software															
			<input type="checkbox"/> Development tools															
			<input type="checkbox"/>															
			<input type="checkbox"/>															
	<input type="checkbox"/> Miscellaneous																	
Answer	<p>1. BRN is similar to a NOP instruction, but it has a different byte length and executes in a different number of states. See below.</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;"></th> <th style="width: 10%;"></th> <th style="width: 10%; text-align: center;">Byte Length</th> <th style="width: 10%; text-align: center;">Number of States Required for Execution</th> </tr> </thead> <tbody> <tr> <td rowspan="2" style="vertical-align: top;">BRN</td> <td>d: 8</td> <td style="text-align: center;">2</td> <td style="text-align: center;">3*</td> </tr> <tr> <td>d: 16</td> <td style="text-align: center;">3</td> <td style="text-align: center;">3*</td> </tr> <tr> <td>NOP</td> <td></td> <td style="text-align: center;">1</td> <td style="text-align: center;">2*</td> </tr> </tbody> </table> <p>* When instruction is fetched from on-chip ROM BRN has the same byte length as Bcc, for example, which makes it useful in debugging.</p>				Byte Length	Number of States Required for Execution	BRN	d: 8	2	3*	d: 16	3	3*	NOP		1	2*	Related Manuals
				Byte Length	Number of States Required for Execution													
BRN			d: 8	2	3*													
			d: 16	3	3*													
NOP				1	2*													
	Manual Title:																	
	Other Technical Documentation																	
	Document Name:																	
	Related Microcomputer Technical Q&A																	
	Title:																	
Additional Information																		

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 033A
Topic	Reserved addresses in interrupt vector area		
Question	<p>1. Can the reserved addresses in the interrupt vector area be used to store program code?</p>	Classification—H8/500	
		<input type="checkbox"/>	Registers
		<input type="checkbox"/>	Read timing
		<input type="checkbox"/>	Write timing
		<input type="checkbox"/>	Interrupts
		<input type="checkbox"/>	Reset
		<input type="checkbox"/>	External expansion
		<input type="checkbox"/>	Power-down state
		<input type="checkbox"/>	
		<input type="checkbox"/>	Instructions
		<input type="radio"/>	Software
		<input type="checkbox"/>	Development tools
		<input type="checkbox"/>	
		<input type="checkbox"/>	
		<input type="checkbox"/>	Miscellaneous
Answer	<p>1. Yes, they can.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
			Other Technical Documentation
			Document Name: <input style="width: 100%;" type="text"/>
	Related Microcomputer Technical Q&A		
	Title: <input style="width: 100%;" type="text"/>		
Additional Information			

Technical Question and Answer

Product	H8/500 CPU	Q&A No.	QA8500 - 029A
Topic	Access to on-chip registers while bus is released		
Question	<p>1. When the H8/500 CPU releases the bus to an external device, can the external device (bus master) access the H8/500's on-chip registers?</p>		Classification—H8/500
			Registers
			Read timing
			Write timing
			Interrupts
			Reset
			External expansion
			Power-down state
			Instructions
			Software
			Development tools
			<input type="radio"/> Miscellaneous
Answer	<p>1. No. On-chip registers cannot be accessed externally under any circumstances.</p>		Related Manuals
			Manual Title: <input style="width: 100%;" type="text"/>
		Other Technical Documentation	
	Document Name: <input style="width: 100%;" type="text"/>		
		Related Microcomputer Technical Q&A	
	Title: <input style="width: 100%;" type="text"/>		
Additional Information			